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We present transport measurements of a tunable silicon metal-oxide-semiconductor double quantum dot
device with lateral geometry. Experimentally extracted gate-to-dot capacitances show that the device is
largely symmetric under the gate voltages applied. Intriguingly, these gate voltages themselves are not
symmetric. Comparison with numerical simulations indicates that the applied gate voltages serve to offset
an intrinsic asymmetry in the physical device. We also show a transition from a large single dot to two well
isolated coupled dots, where the central gate of the device is used to controllably tune the interdot coupling.
Recent progress towards demonstrating electron spin-
based quantum bits in semiconductor quantum dots1–3
has lead to renewed interest in fabrication of quantum
dot structures in silicon. Silicon is a strong candidate
due to a relatively small electronic spin-orbit coupling,
low concentration of nuclear spins (a potential source of
electron spin decoherence), and the ability to leverage
mature silicon fabrication technologies.
We report low-temperature transport measurements of
a Si metal-oxide semiconductor (MOS) double quantum
dot (DQD). In contrast to previously reported measure-
ments of DQD’s in Si MOS structures4–9, our device has a
lateral gate geometry very similar to that used by Petta
et al.
2 to demonstrate coherent manipulation of single
electron spins. This gate design10 provides a high degree
of tunability, allowing for independent control over indi-
vidual dot occupation and tunnel barriers, as well as the
ability to use nearby constrictions to sense dot charge
occupation11.
Figure 1(a) shows a top-down scanning electron mi-
croscope (SEM) image of the partially processed device
and a schematic of the final device cross section. The
upper Al top gate is used to accumulate carriers at the
Si-SiO2 interface. The lower, patterned polycrystalline
silicon (polysilicon) gates are used to deplete carriers to
define the DQD region. The device is fabricated on a
lightly p-type Si substrate (2 - 20 Ω cm). Initial fabri-
cation steps (Ohmic contact formation to channel, gate
oxide growth, and polysilicon deposition and doping) are
performed in a fully qualified CMOS facility. Ohmic con-
tacts (not shown in Fig. 1(a)) are formed by implantation
of As, followed by a 900 ◦C, 15 min. activation anneal.
Next, a 35 nm SiO2 gate oxide is grown in dry O2 at
900◦C, with a subsequent N2 anneal at 900
◦C for 30 min.,
immediately followed by polysilicon deposition (200 nm)
a)Electronic mail: latracy@sandia.gov
and doping. The lower-level polysilicon depletion gates
are defined by e-beam lithography and dry etch and are
200 nm tall with a ∼100 nm linewidth for the narrowest
features (see Fig. 1(a)). After the polysilicon etch, the
device is exposed to a thermal oxidation step which forms
a 30 nm layer of SiO2 on the surface of the polysilicon
gates. Finally, the polysilicon is further isolated from the
global Al top gate by 60 nm of Al2O3 formed via atomic
layer deposition (ALD). More details about the fabrica-
tion of this device and its operation in single-dot mode
can be found in Ref. 12.
The device conductance is experimentally determined
via standard low-frequency lock-in measurements with an
rms ac source-drain bias of 10 - 50 µV. Unless otherwise
noted, the Al top gate TG, T, L, and R (see Fig 1(a))
voltages are held constant at VTG = 5 V, VT = -0.3 V,
VL = 0 V, and VR = -2 V. All measurements shown are
performed in a dilution refrigerator with a temperature
of T ∼ 20 mK. We note that although the conductance of
the device continues to evolve below a fridge temperature
of 100 mK, we cannot be certain our dot electron temper-
ature is equal to our fridge temperature in this regime.
However, the precise value of the electron temperature
should not affect the conclusions of this letter.
Figures 1(b)-(e) show DQD conductance versus left
and right plunger gate voltages VLP and VRP at four dif-
ferent center plunger voltages VCP, demonstrating the
ability to tune the DQD from a highly-coupled regime,
where the transport is reminiscent of that expected for a
large, single dot, to a weakly-coupled regime, where con-
duction can only take place at the so-called triple points.
As expected, the interdot coupling shows a strong de-
pendence on VCP, whereas we find a nearly negligible
dependence on VLP and VRP.
In Fig. 2(a) we show DQD conductance versus VLP
and VRP at VCP = -1.2 V. The capacitance between the
plunger gates and dots can be extracted from the dimen-
sions shown in Fig. 2(a): CLP−LD = e/δVLP−LD = 8.1
2FIG. 1. (a) SEM image of partially processed device showing polysilicon gates and schematic of final device cross-section. (b) -
(e) Conductance of double dot G versus VLP and VRP, showing transition from a large single-dot to a well-defined double dot,
at CP gate voltages (b) VCP = -0.6 V, (c) VCP = -0.8 V, (d) VCP = -1.0 V, (e) VCP = -1.2 V, for VT = -0.3 V, VL = 0 V, and
VR = -2 V.
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FIG. 2. (a) DQD conductance G vs. VLP and VRP at VCP =
-1.2 V, showing LP (RP) voltage required to change the occu-
pation of the left dot (right dot) by 5 (4) electrons: 5δVLP−LD
(4δVRP−RD). (b) Closer view of triple points at VCP = -1.2 V
for zero dc source drain bias. (c) Triple points at VCP = -1.2 V
for dc source-drain bias Vsd = 0.5 mV, showing dimensions of
bias triangles. (d) Interdot coupling F versus VCP determined
from plunger gate voltage separation of triple points.
aF, CRP−RD = e/δVRP−RD = 5.3 aF. Figure 2(c) shows
bias triangles at a finite dc source-drain bias of 0.5 mV
at VCP = -1.2 V. Using CLP−LD(RP−RD)/CLD(RD) =
Vsd/∆VLP(RP) we find total dot capacitances CLD = 210
aF and CRD = 170 aF
13.
Figure 2(b) shows a closer view of single pair of triple
points at VCP = -1.2 V and zero dc source-drain bias.
The distance between triple points in plunger gate volt-
age space δVS, as shown in Fig. 2(b), can be used to
estimate the interdot coupling. In Fig. 2(d) we show the
fractional splitting of the triple point F versus CP gate
voltage, where F ≡ 2δVS/δVP (see Fig. 2(a), (b)) is a
measure of the interdot coupling, defined as the ratio of
the diagonal separation between triple points to the sep-
aration between charge domains14,15. The error bars are
determined by the ability to visually resolve the position
of the triple points on a honeycomb plot. Figure 2(d)
shows that sweeping CP smoothly varies F from nearly
zero to one, demonstrating the ability to tune the DQD
from weakly-coupled to a regime where the dots are fully
merged14,16.
Figure 3(a) shows a comparison between experimen-
tally determined capacitances from the various gates to
the dots and values determined via modeling. The val-
ues CMEAS in Fig. 3(a) are obtained from honeycomb
plot dimensions from double dot transport, or from the
gate voltage period of Coulomb blockade oscillations in
single dot transport. For double dot transport, the gate
voltages are VTG = 5 V, VT = -0.3 V, VL = 0 V, VLP
= 0 V, VCP = -1.2 V, VRP = 0 V, VR = -2 V. Values
marked with an asterisk indicate capacitances from sin-
gle dot transport, obtained for the left dot by setting VR
= +1 V, or for the right dot by using VL = +1 V, while
maintaining all other gate voltages the same as used for
double dot transport. Error bars are determined by vari-
ations in the charge transition period.
Figure 3(b) shows a contour plot of calculated elec-
tron density in the DQD region at gate voltages equal
to those used for the experimental capacitances. The
calculations are semiclassical (Thomas-Fermi approxima-
tion) and were performed using TCAD Sentaurus17, a
3(a) gate –
dot
CMEAS
(aF)
CSentaurus
(aF)
CCFD-ACE
(aF)
RP - RD 5.3 ± 0.1 3.3 5.3
RP - LD 1.8 ± 0.1 1.6 1.6
LP - LD 8.1 ± 0.1 9.4 8.1
LP - RD 1.6 ± 0.1 0.7 1.2
R - RD 11.6 ± 0.1 4.6 11.5
L - LD 17.3 ± 0.1 34.4 17.3
T – RD 7 ± 1* 8.8* 7.1
T – LD 8 ± 1* 9.2* 8.1
CP – RD 5 ± 2* 5.3* 4.9
CP – LD 6 ± 1* 6.1* 5.9
TG – RD 21 ± 5* 12.9* 18.9
TG – LD 23 ± 2* 14.5* 22.4
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FIG. 3. (a) Table of capacitances between dots (right dot
(RD) and left dot (LD)) and gates (as labeled in Fig. 1(a),
comparing measured and calculated values. CMEAS are ex-
perimental values for the case VCP = -1.2 V, CSentaurus val-
ues are computed using a semiclassical model for dot electron
density, and CCFD−ACE values are calculated by treating the
dots as metallic regions defined by the shaded areas sketched
in (b). Asterisks indicate capacitances from single-dot trans-
port, obtained by setting VR (VL)= +1 V for left (right) dot
measurement. (b) Calculated electron density in dot regions
relative to polysilicon gates, where the dotted lines are con-
tours of electron density from 1 to 7× 1011 cm−2 in 1× 1011
cm−2 increments. The dashed lines define the boundary be-
tween the left and right dot regions and between the dot re-
gions and the leads. (c) Sketch of dot region used to obtain
good agreement between experimental and calculated capac-
itances. Shaded area represents dot region, which is treated
as a metallic (perfect conductor) region in order to calculate
capacitances.
commercial device simulation package. The capacitances
CSentaurus are obtained by integrating the charge density
over the entire left or right dot region and calculating
the change in the integrated dot charge due to a small
change in gate voltage. The boundaries used to separate
the left dot from the right dot and the dot region from
the leads are shown by the dashed lines in Fig. 3(b).
In Fig. 3(c), we show a model dot region (shaded
area) used to calculate capacitances between the various
gates and dots by treating the dot region as a perfectly-
conducting metallic sheet. These capacitance calcu-
lations were performed using CFD-ACE+18, a finite-
element modeling package. The shape of the dot was
chosen by starting with a region which approximately
follows the contours defined by the gates, and then mod-
ifying the distance between the dot and various gates as
to obtain good agreement with the experimental capaci-
tances CMEAS listed in Fig. 3(a).
The agreement between the capacitances predicted by
the Sentaurus calculation and those obtained from ex-
periment is relatively poor. As shown in Fig. 3(b), the
Sentaurus calculation predicts an asymmetric dot region,
resulting in a capacitance of CR−RD = 4.6 aF from
the R gate to right dot, versus CL−LD = 34.4 aF from
the L gate to left dot. This extreme asymmetry does
not reflect transport in the actual device, which yields
CR−RD = 11.6 aF versus CL−LD = 17.3 aF. The dot re-
gions shown in Fig. 3(c), which result in reasonable agree-
ment between CMEAS and CCFD−ACE, predict a right dot
that is smaller than the left dot, but not as dramatically
so as suggested by the contours in Fig. 3(b).
The disagreement between CMEAS and CSentaurus sug-
gests that the Sentaurus calculation fails to capture some
aspect of the actual device, such as unintentional imper-
fections that may be present in the experiment, but are
not included in the calculation. For example, a spatially
varying distribution of charge in the dielectric regions or
variations in film thickness (e.g. non-uniform Al2O3 de-
position) can lead to unintentional variations in electron
density in the dot region. However, the relative symme-
try of the dot contours shown in Fig. 3(c) (as compared
to Fig. 3(b)) suggests that by use of asymmetric gate
voltages (VR = −2 V versus VL = 0 V) we are able to
partially compensate for this disorder.
In conclusion, we have demonstrated a gate-defined
Si MOS double quantum dot with lateral geometry.
Comparison between experimental and calculated capac-
itances suggest the presence of disorder and that we are
able to partially compensate for this disorder by adjust-
ment of gate voltages, due to the tunability of our lateral
geometry. Our data also shows the ability to control the
interdot coupling over a wide range of energies. Similar
device structures may allow for further study of DQDs
in the few electron regime, which would be of interest for
quantum computing applications.
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